The electric characteristic table in the hardware manual shows that WAIT# must be asserted 1.5 nsec (at CKIO = 100 MHz) in advance of the start of the T1 cycle. This timing is difficult. How do I achieve this?
Please also assert Software wait when you assert WAIT# signal. Or use CKIO<= 75MHz.