Skip to main content
Knowledgebase
Home
Renesas Electronics Europe - Knowledgebase

No clock is output during SCI synchronous communication in PDG2 for RX63x

Last Updated:08/02/2017

Question:

I set SCI synchronous communication in PDG2 for RX63x and the transmission and reception settings. Clocks were output during transmission, but no clock was output during reception.

Answer:

PDG2 and RPDL are not supported by technical updates issued after May 2014. You should directly edit the PDG2/RPDL source files to correct for problems that have been reported through technical updates. PDG2 and RPDL are also provided in source file form. Note that, when registering to use the RPDL source file, registration of RPDL libraries is not required.
Suitable Products
e² studio
CS+ (formerly CubeSuite+)
Code Generator
RX63