According to what timing is the UART receive buffer full flag (RBF) set?

The receive buffer full flag (RBF) is set in half cycles behind the synchronous clock (rise timing) after the rise of the stop bit. The same timing applies when setting the stop bit length selection bit (STPS) to 2 stop bits as for 1 stop bit. (#105197)